BDD Techniques to Reduce Switching Activity in Logic Circuits
نویسندگان
چکیده
This paper presents several techniques to synthesize logic circuits for low power based on split BDDs. The objective is to generate 2-input multiplexer circuits with reduced switching activity, since switching activity is an important contribution to power dissipation. Keywords— switching activity, BDDs, cofactor.
منابع مشابه
Low Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملEstimation of Circuit Activity Considering Signal Corelations and Simultaneous Switching
This paper presents accurate estimation of signal activity at the internal nodes of CMOS combinational logic circuits. The methodology is based on stochastic model of logic signals and takes correlations and simultaneous switching of signals at logic gate inputs into consideration. In combinational logic synthesis, in order to minimize spurious transitions due to nite propagation delays, it is ...
متن کاملA Comparative Study of Switching Activity Reduction Techniques for Design of Low-Power Multipliers
characteristics of multi-bit CMOS adders. Lemonds et al. The design of portable battery-operated systems requires multiplication circuits of low switching activity. This paper studies multiplication algorithms, sign extension methods, adding structures, resource sharing and component [81 Proposed to use synchronization latches in multiplier m a y to reduce race glitches. Techniques for lowering...
متن کاملA Survey on Static Power Reduction Techniques in Asynchronous Circuits
With the technology down scaling the area of each device in a chip reduces. Lesser area increases the power consumption. In current technologies leakage current is the major part in power consumption. Power gating is a technique which has been used to reduce leakage power by shutting off the power when no activity done by the logic. These helps to reduce the power consumption, delay and switchi...
متن کاملA Novel Method Design Multiplexer Quaternary with CNTFET
Background and Objectives: In recent decades, due to the effect of the short channel, the use of CMOS transistors in the nanoscale has become a major concern. One option to deal with this issue is the use of nano-transistors. Methods: Using nano-transistors and multi-valued logic (MVL) can reduce the level of chips and connections and have a direct impact on power consumption. The present study...
متن کامل